toIPA
Home
Blog
Category
Transactional synchronization extensions
extension to the x86 instruction set architecture that adds hardware transactional memory support
Pronunciation
/træntˈsækʃənəl ˌsɪŋkrəˌnaɪˈzeɪʃən ɪkˈstɛnʃənz/
/trɑːnˈzakʃənəl sɪŋkrənʌɪˈzeɪʃən ɛkˈstɛnʃənz/
Categories
instruction set architecture