clock gating

technique used in synchronous circuits for reducing dynamic power dissipation, by adding more logic to a circuit to prune the clock tree (disabling portions of the circuitry so that the flip-flops in them do not have to switch states)

Pronunciations

These IPA transcriptions are generated from the name above. Proper names may have other pronunciations, and current converter results may differ. How transcription works

Entity details on Wikidata

Categories:

electronic circuit