toIPA
Home
Blog
Category
Logical effort
straightforward technique used to estimate delay in a CMOS circuit
Pronunciation
/ˈlɒʤɪkəl ˈɛfət/
/ˈlɑʤəkəl ˈɛfərt/
Categories
concept