logical effort

straightforward technique used to estimate delay in a CMOS circuit

en-US/ˈlɑd͡ʒɪkəl ˈɛfɚt/
en-GB/ˈlɒd͡ʒɪkəl ˈɛfət/

Categories:

concept