reduced instruction set computing
processor executing one instruction in minimal clock cycles
Berkeley RISC
research project into RISC-based microprocessor design
ARC
family of RISC-based computer processors
processor executing one instruction in minimal clock cycles